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Distributed Control of Hybrid Motor Drives
Keith A. Corzine, Member, IEEE, Shuai Lu, Student Member, IEEE, and Tom H. Fikse
Abstract—The hybrid inverter fed motor drive with two
cascaded multilevel inverters is an attractive option for high
performance high power applications such as naval ship propul-
sion systems due to a number of unique features. There is a
natural split between a higher-voltage lower-frequency “bulk”
inverter and a lower-voltage higher-frequency “conditioning”
inverter in the cascaded system which matches the availability of
semiconductor devices. Furthermore, the bulk inverter may be a
commercial-off-the-shelf (COTS) motor drive meaning that only
the conditioning inverter needs to be custom made. However, a
drive involving a COTS bulk inverter would require a distributed
conditioning inverter control which works completely indepen-
dent of the bulk inverter control. In this paper, a set of distributed
control methods are developed for the hybrid inverter drive with
cascaded bulk and conditioning inverters, requiring only single dc
source. Moreover, a solution to the practical problem of instant
synchronization between the two inverters is presented. Labora-
tory measurements on a 3.7-kW induction motor drive validate
the proposed control. Various practical considerations (such as
low -index performance and capacitor precharging options) are
discussed and their solutions provided.
Index Terms—Commercial-off-the-shelf (COTS) motor drive.
I. INTRODUCTION
THE HYBRID multilevel inverter has received much atten-tion in the literature during recent years due to advantages
of exceptional power quality [1]–[10]. The general concept of
this inverter is to split the power conversion between a “bulk”
inverter supplying low-frequency higher-voltage and a “con-
ditioning” inverter supplying high-frequency low-voltage. For
many systems (including Naval ship propulsion), there is a de-
sire to distribute the control so that the bulk inverter may be
commercial-off-the-shelf (COTS)with its stock controller and
only the conditioning inverter and control, typically an order of
magnitude smaller in power, would be custom made [1]. In order
for the distributed control to operate properly, the conditioning
control needs to provide voltage harmonic compensation and at
the same time be synchronized with the bulk inverter. This paper
presents recent development of a distributed control where the
harmonic compensation and synchronization issues have been
thoroughly addressed. Laboratory results of the new control are
included for validation.
Manuscript received June 30, 2005; revised November 30, 2005. This work
was presented at the IEEE International Electric Machines and Drives Confer-
ence (IEMDC), San Antonio, TX, May 15–19, 2005. Recommended by Asso-
ciate Editor M. Ferdowsi.
K. A. Corzine and S. Lu are with the Department of Electrical and Computer
Engineering, University of Missouri, Rolla, MO 65409-0040 USA (e-mail:
keith@corzine.net).
T. H. Fikse is with the Naval Surface Warfare Center, Philadelphia, PA 19112
USA.
Digital Object Identifier 10.1109/TPEL.2006.880269
Fig. 1. Hybrid multilevel inverter with distributed controller.
II. HYBRID INVERTER; TOPOLOGY AND MODULATION
Fig. 1 shows the topology of the hybrid inverter drive formed
by cascading two three-level inverters. Therein, a three-level
“bulk” inverter supplies the motor load from the dc source .
The neutral point of the machine is opened and the other end
of each phase is connected to a three-level “conditioning” in-
verter. This topology has been extensively studied in the litera-
ture and previous research has shown that this inverter is capable
of operating at maximal distension with nine-level inverter per-
formance if the voltage ratio is set to 3 [1], [4]. For
applications such as naval propulsion where only one source is
available, the “conditioning” inverter dc source is supplied
by a capacitor bank and its voltage can be regulated using re-
dundant states selection (RSS) control [1]. Referring to Fig. 1,
0885-8993/$20.00 © 2006 IEEE
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the line-to-ground voltages of the bulk and conditioning inverter
may be expressed as
(1)
where and are the switching states of
bulk inverter and the conditioning inverter. For three-level in-
verters, the switching states have the option of 0, 1, or 2. Equa-
tion (1) is based on the assumption that the capacitors of the bulk
and conditioning inverters are regulated to their ideal values [1].
The phase voltages of the load can be expressed in terms of the
line-to-ground voltages as [1]
(2)
The load voltages can be plotted in the – stationary reference
frame for all possible switching states of both the bulk and con-
ditioning inverter resulting in the vector plot shown in Fig. 2.
The bold vectors form a three-level pattern which represents
bulk inverter switching states. These will be referred to as “bulk
vectors” herein. Each bulk vector is the origin of a smaller three-
level sub-hexagon as marked by dotted line and each vector dot
in the sub-hexagon represents one or more switching states of
the conditioning inverter. Every dot in the vector plot can be
further decomposed into the switching states of the bulk and
conditioning inverter. First, each vector dot can be affiliated
with a sub-hexagon; the origin of which is it’s bulk inverter
switching states. For example, in Fig. 3 (the zoomed in view
of the shaded sub-hexagon in the Fig. 2), the vector can be
regarded as the addition of the bulk vector 220 and its condi-
tioning inverter vector with the switching states (210). The con-
ditioning inverter switching states are vector projections onto
the reversed – – coordinates (shown as , , and
axis in Fig. 3) with the bulk vector 220 as the origin. The
reversed coordinates are used here for convenience since the
conditioning inverters phase-to-ground voltages have negative
contributions to the load phase voltage according to (2).
In previous research, modulation methods were introduced
which take into account the switching states of the bulk and
conditioning inverter simultaneously. One example is the space
vector modulation (SVM) method [3], [4]. Using this modula-
tion method, the nearest vectors to the reference vector are se-
lected and the switching sequence and timing are determined
in the vector domain. This method relies on geometric relation-
ships which can be cumbersome. However, recent research has
simplified the SVM method [11]–[13]. An alternate method is
natural sampling which is performed on a per-phase basis in the
time domain. This method was recently simplified for program-
ming multilevel modulation in a DSP control [14]. By com-
bining this method with RSS switching, the capacitor voltages
can be regulated and the inverter can operate from one voltage
source as a seven-level inverter [1].
Fig. 2. Cascade-3/3 vector plot for dc ratio 1:3.
Fig. 3. Reversed ax–bx–cx coordinates for conditioning inverter switching
states.
In this paper, a new distributed modulation is proposed. Using
this method, the bulk inverter operates by staircase control
(block switching) at the fundamental frequency. The control of
the conditioning inverter is independently based on real-time
harmonic computation and it operates as an active filter. The
resulting load voltage output is equivalent to those created by
other modulation methods. The details of this method will be
described in the next section.
III. DISTRIBUTED CONTROL OF THE HYBRID INVERTER
The bulk inverter is a commercially available medium-
voltage three-level motor drive controlled with its built-in
staircase switching. The line-to-ground voltage output is shown
in Fig. 4 for the -phase. The fundamental component can
be adjusted by changing the delay angle . From Fourier
expansion, this is
(3)
Although the bulk inverter output has negligible switching
losses, large low-frequency harmonics are produced. The con-
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Fig. 4. Bulk inverter a-phase line-to-ground voltage.
ditioning inverter can correct these harmonics by sensing the
bulk line-to-ground voltages and computing the required syn-
chronized pulsewidth modulation (PWM) signals for compen-
sation. The control algorithm used by conditioning inverter is to
be introduced in Section III-A below. The conditioning control
also regulates the dc voltage through an additional propor-
tional–integral (PI) term which adjusts the commanded average
power flow into the conditioning inverter. In Section III-B, the
edge detection of the bulk line-to-ground voltages and synchro-
nizing logic is described. Here, the major practical issues in the
synchronization are presented and analyzed. The solution to this
problem greatly improves the controller performance.
It is insightful to note that the bulk inverter staircase modula-
tion at high modulation index (low angle) follows the counter-
clockwise hexagon vector path (as indicated in Fig. 2 by dotted
line) traversing all the bulk vectors in the perimeter of the three-
level hexagon of the bulk inverter. In the proposed hybrid mod-
ulation, the combined output voltage command is exactly the
fundamental component of bulk inverter voltage and it’s circular
vector path is also plotted with dotted line in Fig. 2. It can be
seen from the vector plot that when the bulk inverter switching
state is at any bulk vector, the reference (circular locus) is al-
ways within a sub-hexagon that originates from the bulk vector.
Therefore, it’s always possible for the conditioning inverter to
synthesize the desired locus of commanded vectors with PWM
switching.
In order to determine the switching states and duty cycles
of the conditioning inverter for any reference vector along the
circular path, the nearest vectors must be located. As an ex-
ample, the reference in Fig. 3 changes to the new origin
of bulk vector 220. Then to synthesize the new vector inside the
sub-hexagon, it requires the three nearest vectors with certain
duty cycles in one PWM cycle. This can be easily accomplished
using space vector modulation with non-orthogonal coordinates
[11], [12] or the vector in – frame can be transform into re-
versed – – frame and then per-phase duty cycles [14] can be
defined. However, the major obstacle is that the controls are dis-
tributed and the conditioning inverter controller has no infor-
mation of the combined output voltage command. Before com-
puting the PWM switching commands, it must locate the refer-
ence vector which is in phase with the bulk voltage in real-time.
Before detailing this control algorithm, it is instructive to dis-
cuss the maximal achievable modulation index of hybrid in-
verter. In Fig. 5, the circular vector path is the fundamental
component for the maximum modulation index (corresponding
to 0 ). As it turns out, this will yield a maximum voltage
of 0.637 . This peak is between the seventh and
eighth level hexagon boundaries which are 0.577 and
0.673 respectively. This means that the resulting load
waveforms will have the performance of an eight-level inverter.
Fig. 5. Maximum modulation index analysis.
A. Conditioning Inverter Voltage Control
Fig. 6 shows the block diagram for the voltage control in the
conditioning inverter. The first step in this control is to convert
the bulk inverter line-to-ground voltages into bulk line-to-neu-
tral voltages using
(4)
The voltages , and represent the bulk inverter con-
tribution to the load voltages and have the shape of load volt-
ages of a typical step inverter. These voltages are then heavily
filtered so that the resulting terms , and will be
sinusoidal and used for synchronous reference frame transfor-
mation. In particular, the transformation terms can be calculated
by dividing out the magnitude of the filter voltages using
(5)
(6)
These terms can be used to transform the line-to-ground volt-
ages to the – synchronous reference frame. Notice that this
is equivalent to transforming the line-to-neutral voltages ,
, and to the synchronous reference frame where they
would ideally be dc values. Thus by low-pass filtering (LPF)
and , the resulting voltages and will be ideal (or
commanded) values. Note that there will be no attenuation as-
sociated with the LPF since the fundamental component is dc in
the – reference frame. However, the dynamic response will be
affected by the additional this LPF filter. Next, the commanded
conditioning inverter - and -axis synchronous reference frame
voltages can be determined by subtracting and from
and . Before this is done, a PI term needs to be added for reg-
ulation of the capacitor voltage (which will be described in
detail below). The output of this control is a new set of volt-
ages and which are subtracted from and
. The results can then be transformed back to – – yielding
commanded per-phase voltages which will compensate the har-
monics from the bulk inverter output. The PWM duty cycles
are created using these voltages according to the modulation
method described in [14]. Note that the same reference frame
transform terms in (5) and (6) are used for the inverse trans-
formation. In this way, the commanded voltages for the condi-
tioning inverter will be in phase with the bulk staircase voltage
output, even though a phase delay was introduced by the LPF
blocks that formulated the transformation terms.
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Fig. 6. Conditioning inverter voltage controller block diagram.
Fig. 7. Conditioning inverter reference.
The vector plot of Fig. 7 will be used to gain a more insightful
look at the operation of the hybrid modulation control. This plot
is the same shaded sub-hexagon in Fig. 2, when the bulk inverter
stays at the switching states 220. The dotted curve represents
the circular vector path taken by the fundamental voltage of the
bulk inverter. In each DSP cycle, a certain vector in the circular
path (such as ) and its projections onto - and -axis in the
sub-hexagon will be computed as and by the algorithm
just introduced. The origin of is now at vector 220 and for
the conditioning inverter, it’s switching states and duty cycles
within a DSP clock cycle can be determined by first converting
the and into the reversed – – coordinates, then using
either space vector modulation or its equivalent per-phase duty
cycle modulation [14] to find three nearest vectors in the sub-
hexagon which can synthesize .
Fig. 8 is a graphical representation of the function of the PI
control which maintains at . Therein, vectors corre-
sponding to the load voltage and current are shown as rotating
vectors along with the synchronous reference frame. The effec-




Fig. 8. Phasors in synchronous q–d frame.
Next, the PI regulator term is added to adjust the voltage angle
(9)
Finally, the – terms are recombined to form new - and -axis




Altering the phase angle as in (9) has the following effect. When
the commanded voltage vector is adjusted to slightly
lag the bulk inverter fundamental by , the angle be-
tween and current vector is decreased. Therefore,
more real power is commanded from the conditioning inverter
than is necessary and the average power flow from the condi-
tioning inverter becomes positive since it not only compensates
the harmonics in the bulk inverter output (a process which has
zero net power flow) it also attempts to provide the difference
between the commanded real power and the real power from the
bulk inverter. This tends to discharge the conditioning inverter
capacitor bank since it has no dc source. When slightly
leads , the commanded load power is less than that provided
by the bulk inverter. Hence, the resulting PWM command of the
conditioning inverter tends to absorb the extra real power, and
charges its capacitor bank.
It is also possible to regulate the capacitor by adjusting the
magnitude instead of the phase angle of to direct more
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Fig. 9. Un-synchronization due to DSP computation delay.
Fig. 10. Visualization of un-synchronization problem and the solution.
or less average power flow into and out of the conditioning in-
verter. Both methods have been verified in simulation and ex-
periment and the phase angle control was proven to be more
effective and used in the final prototype.
B. Conditioning Control Synchronization
The above described control and PWM is computed at every
clock cycle of the DSP and cannot instantaneously output the
gate signals. In practice, there’s always one DSP cycle delay
between the bulk output and conditioning inverter output.
While this effect is negligible for most of a fundamental cycle,
it poses serious un-synchronization problems at the point where
one phase of the bulk inverter voltage steps up or down. The
delay time in this case will be between one and two DSP cycles
as designated by in Fig. 9. Therein, the -phase bulk
line-to-ground voltage is shown at a time when it steps from
the mid-point to the full dc voltage. First, the bulk voltage steps
up at time , which is an unsynchronized position within a
DSP cycle and the time between and the end of the current
DSP cycle is a random number between 0 and a full DSP
cycle (between 0 and 100 s for 10 kHz sample period).
The other part of the delay is one fixed DSP cycle (100 s
for example) starting from . In this cycle, the DSP samples
the new bulk voltage and computes the correct conditioning
inverter transistor signals and latches them to be output to the
inverter gates in the next DSP cycle (starting at ).
During , the sudden step up (or down as the case may
be) of the bulk inverter voltage at one phase needs to be instantly
compensated by synchronized three phase conditioning inverter
output; otherwise the per-phase load voltage will have a sig-
nificant leap to an erroneous value. This problem is analyzed
in Fig. 10 which is a zoomed-in look at the two neighboring
Fig. 11. Flow chart of the edge detection synchronization (a-phase).
sub-hexagons centering at the bulk vectors 220 and 120. The
highlighted triangle region is their overlapped area. The three
vertices of the three vectors are labeled with the conditioning
inverter switching states belonging to each sub-hexagon. It also
represents the vector’s projection onto the reversed – – co-
ordinates in each sub-hexagon as introduced previously. When
the reference vector “ ” of the conditioning inverter is inside the
triangle and the bulk inverter is at state 220, “ ” is synthesized
by switching the conditioning inverter at states (201), (211),
and (200) with certain timing sequence . Suddenly, the bulk in-
verter voltage jumps to the state 120 (i.e., the voltage steps
down from the top voltage level down to the mid-point). Then
with the bulk vector 120 as the new origin, the conditioning
inverter should use the new set of switching states of (012),
(022), and (011) to synthesize the vector “ ,” which points to
the same combined output as before the bulk inverter transition
edge. However, during the time following this transition,
the new switching states and timing are not yet computed; the
old states (201), (211), and (200) are still being used. The re-
sulting vector “ ” and the combined output vector has a large
leap towards an erroneous position which amounts to a large
voltage spike with considerable time duration of in the
phase voltage of the load.
Therefore, the problem is how to find the correct switching
states immediately after the bulk transition without DSP calcu-
lation. The solution lies in the same Figure. For the three vectors
of the overlapped triangles that originated from bulk vector 220,
their -phase conditioning inverter switching states are purely at
level 2. For the same set of vectors originated from bulk vector
120, their -phase switching states are all level 0. So immedi-
ately after the step down from the state 2 to 1, the correct
conditioning inverter switching states must change from all 2 to
all 0 in phase . Using a similar argument, the -, - phases need
to be increased by one level from those used right before the
bulk phase A step-down occurred. Similar logic can be applied
to the other overlapped regions where the bulk voltage step (up
or down) occurs in certain phase. The solution is summarized
for the a-phase logic in the flow chart shown in Fig. 11.
The discovery above makes instant synchronization between
bulk and conditioning inverter possible and practical. Since im-
mediately after the bulk inverter edge, the conditioning inverter
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Fig. 12. Hardware implementation block diagram.
TABLE I
INDUCTION MACHINE PARAMETERS
switching states and transistor signals require no DSP calcu-
lation and can be programmed into FPGA firmware. Here the
only delays of the conditioning inverter output are the propa-
gation delay of FPGA (in the order of nanoseconds) and the
dead-time delay in the conditioning inverter PWM which is in-
herent and not avoidable in the distributed control. However, it
will be shown from the lab results that the effect of dead-time
delay is negligible and can be handily removed using a light
filter at the load.
A block diagram of the implementation is presented in
Fig. 12. At the input side, there is voltage sensor and edge
detection circuitry constructed in hardware. Whenever the bulk
inverter output steps, the edge detection circuit outputs digital
flags to disable the gate signal output from the DSP and replace
them with (correct) signals programmed in firmware. At the
same time, the DSP is interrupted and a new cycle is initiated
to calculate the conditioning inverter output with the updated
bulk inverter voltages. After this new cycle, the edge handling
logic will enable the DSP gate signal output again until the
occurrence of the next bulk edge.
IV. LABORATORY VALIDATION
The bulk and conditioning inverters were constructed in the
laboratory for validation of the proposed control. The bulk in-
verter is controlled by a Cypress CY37128P84 CPLD with stair-
case modulation. A TI TMS320C32 DSP and Flek-10K EPLD
were used for the conditioning inverter control.
For the studies presented herein, the bulk inverter dc voltage
applied was 320 V. The bulk commanded frequency is 60 Hz
and the firing angle was set to 18 . This will produce a
peak fundamental phase voltage of 194 V according to (1). A
four-pole 3.7-kW induction machine with parameters listed in
Table I was used as the load to test the prototype inverter. The
induction machine was operated at 186.9-rad/s with an output
torque of 20.9-N m resulting in an output power of 3.9 kW.
Fig. 13 shows the laboratory measurements. The first two
traces show the bulk and conditioning inverter -phase line-to-
ground voltages and . These depict the split between
Fig. 13. Distributed control laboratory measurements.
the higher-voltage low-frequency bulk inverter and the lower-
voltage high-frequency conditioning inverter. The effect of
the conditioning PWM is to compensate the bulk inverter
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Fig. 14. RLC PWM filter.
TABLE II
MEASURED THD VALUES
harmonics. To illustrate this, a small PWM filter with a cut-off
frequency of 1-kHz was used in the experiment as shown in
Fig. 14. The resulting filtered voltage was applied to the
induction motor and is shown as the fourth trace in Fig. 13.
As can be seen, the filtered voltage is very smooth. Although
the edge detection circuit and EPLD synchronize with the bulk
inverter, the transistor dead-time results in some voltage spikes
as seen in . The dead-time in this circuit was set to 3 s, but
the PWM filter completely removes these spikes. The next trace
is the effective line-to-line voltage which is the difference
of and . This is shown for comparison to a typical
multilevel inverter. In this case, the hybrid inverter is operating
with eight effective levels. Therefore, the line-to-line voltage
will have fifteen distinct levels (seven positive, seven negative,
and zero). The fifteen levels can be seen in the waveform.
The last three traces are the -phase motor current and the
conditioning inverter capacitor voltage , and the zoomed
in view of to show voltage ripple. The capacitor voltage
is well regulated at one-third of the bulk voltage by the PI
control and the voltage ripple is very small. The THD values
are listed in Table II. Herein, the THD is defined as
(12)
where is the true rms voltage and is the rms
value of the fundamental component of . The THD of and
would typically be around 9% for the hybrid inverter [15].
However, they are increased in the distributed control due to the
transistor dead-time after synchronization. With a filtered load
voltage having a THD of about 5%, one might expect the load
current THD to be much less. However, the motor tooth satu-
ration distorts the current waveform resulting in a current THD
which is around 5%.
V. PRACTICAL CONSIDERATIONS
To make the distributed control fully functional in practical
motor drive applications, various implementation details are
Fig. 15. Bulk inverter phase voltage and motor current at  = 75.5 ,m =1/4
and f = 15 Hz, without conditioning inverter.
discussed in this section, particularly the set of solutions for
low modulation index operation performance degradation.
The COTS bulk inverter is an independent motor drive unit
which can run the motor without the conditioning inverter. Its
design consideration details are beyond the scope of the paper.
Generally, to be compatible with the staircase converter mod-
ulation, the COTS motor drives to be used are most likely the
scalar control (Volts/Hertz), which are suitable for mega-Watt
propulsion drives with a relatively slow transient. As discussed
in detail below, certain design considerations of the COTS bulk
inverter do have impact on the overall system performance.
The complete set of distributed control methods (including
distributed modulation, capacitor voltage regulation and instant
synchronization) were simulated for the wide range of power
factors (0.05 to 0.95), speed/frequency (10-Hz to 60-Hz), load
(746-W to 75-kW), and phase voltage magnitude (40 to 400 V).
Satisfactory results were obtained in all cases.
A. Low Modulation Index Performance Degradation and
Improvement Options
Generally, for any multilevel topologies, low modulation
index has much lower performance both for PWM and staircase
switching schemes. In this specific application with cascaded
bulk and conditioning inverters, the modulation index lower
than 1/2 (staircase angle 90 60 ) is defined as
low -index region and its performance degradations can be
classified into three categories. For each issue, a solution is
briefly introduced as follows. Then an all-in-one solution is
discussed which involves bulk inverter control design. Detailed
simulations are shown in subsequent sub-section to illustrate
the improvement.
1) Underused Multilevel Potentials: The obvious reason
for performance degradation is the reduced number of output
voltage levels with lower -index and smaller circular locus
radius in the space vector plot. For example, the 1/2
results in five levels and 1/4 results in only a three-level
performance.
2) Heavily-Harmonic-Distorted Bulk Inverter Output when
90 60 : Another low -index issue is illustrated
in Fig. 15, which shows the phase voltage of the bulk inverter
at 1/4 75.5 . Obviously, considerable amount of
low frequency harmonics deform the phase current beyond any
resemblance of sinusoidity, requiring much more conditioning
inverter reactive power compensation. This implies higher ca-
pacitor voltage ripple. Moreover, it poses difficulty for the LPF
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Fig. 16. Motor no-load to full load step simulation at full speed (60 Hz) with  = 18 , and m = 0.951.
which filters the bulk phase voltage to have a sinusoidal syn-
chronous reference frame (shown in Fig. 6). As verified by sim-
ulations, it becomes hard to get pure sinusoidal reference by
simple LPF at low -index, which results in inaccurate extrac-
tion of the bulk fundamental component. To solve the problem,
a phase locked loop (PLL)block can be added between the LPF
block and the synchronous transformation block (in Fig. 6) to
obtain the pure sinusoidal reference terms at the same frequency
as the bulk inverter voltage. The rest of the control remains the
same.
3) The 3:1 Voltage Ratio in Single dc Source Operation: A
voltage ratio of 3:1 between the bulk and conditioning inverter
cells, also known as “maximal distension” for cascaded inverter
topology, gives highest number of output levels. However, as
discussed in the literature [16], when operated with single dc
source, certain ranges of -index will result in a non-contin-
uously-sinusoidal phase voltage, which degrades its THD per-
formance from ideal multilevel PWM. The phenomenon is best
explained in space vector perspective. First, the bulk vector tra-
versal pattern and timing are fixed, since the bulk inverter funda-
mental must be fixed as it is the only real power supplier. Then,
due to its smaller dc voltage at 1/3 of the bulk inverter
voltage , a certain portion of the load voltage vector cir-
cular path is beyond the harmonic compensation range of condi-
tioning inverter. Note that such operating range issue is inherent
in the single dc source operation of cascaded inverter topologies,
no matter if it is distributed controlled or jointly controlled. The
detailed analysis and complete mathematical derivation of the
operating range issues is described in the literature [17]. It de-
fined quantitatively the -index ranges with degraded perfor-
mance. These problematic ranges are expressed in terms of the
staircase angle . They are regions a few degrees around 30
and most of the region between 60 and 90 , which is exactly
the low -index region. For a proximity of 30 , there is a
solution to avoid the problem, however, the low -index region
90 60 has degradation unavoidable by all means.
The solution here is to reduce the system into voltage ratio of
2:1, because it is proven that the 2:1 ratio has an ideal oper-
ating range for the full range of -index. Certainly, the number
of output levels will be reduced with 2:1 ratio. The dynamic
changing of voltage ratio between 3:1 and 2:1, depending on
whether -index is above or below 1/2, is a viable option with
robust capacitor voltage regulation control. Or for control sim-
plicity, it might use only a 2:1 voltage ratio to accommodate
the low -index operation.The same set of distributed control
methods can be used with either a 3:1 or 2:1 voltage ratio.
4) All-In-One Solution: One solution exist for each type
of performance degradation at low -index, and they can be
integrated into the conditioning inverter control; however, the
best and all-in-one solution lies in the bulk inverter design
itself which could take advantage of an active dc front end.
For the phase voltage magnitude between rated and half
rated value, the -index is adjusted by varying , then for
lower values of , the -index is fixed at 1/2 60 ,
and the bulk inverter front end dc voltage can be adjusted
accordingly with the rectifier firing angle. Meanwhile the
capacitor voltage regulation control can track the change very
well and always keep at 1/3 of . If the bulk inverter
controller design can satisfy the above description, the low
-index operating range will be simply avoided and the related
problems will be solved all at once. It also guarantees that the
voltage output has at least five-level performance and the 3:1
ratio can be used without any operating range issue.
B. Step Load Under Various Operating Conditions
To demonstrate the distributed control at different voltage
magnitudes (by varying -index or the dc front end voltage) and
output fundamental frequency (for variable speed motor drives),
Figs. 16 and 17 show the simulations of the distributed control
at different motor speeds with a step change in load torque. Note
that for motor drive application, it is more relevant to study the
cases where the phase voltage magnitude and frequency output
are kept directly proportional. The motor parameters are the
same as the ones used previously in lab test.
Fig. 16 shows the motor steps from no-load to the rated load
at 3.0 s. The three traces from top to bottom are capac-
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Fig. 17. Motor no-load to full load step simulation at different phase voltage magnitudes/frequencies. (a) At halfspeed (30 Hz), 1/2 rated voltage 1/2 m-index
with a  = 60 , (b) at 1/4 speed (15 Hz), 1/4 rated voltage 1/4 m-index with  = 75.5 , voltage ratio 2:1 used, and (c) at 1/4 speed (15 Hz), 1/4 rated voltage
1/2 m-index. with  = 60 ; 1/2 Vdc.
Fig. 18. Conditioning inverter switch-on simulation.
itor voltage, motor speed, and phase current. Then three more
cases with lower speed/lower voltage magnitude are presented
in Fig. 17. The five traces from top to bottom are respectively ca-
pacitor voltage, motor speed, phase current, equivalent line-line
voltage and phase voltage. Specifically, Fig. 17(a) shows the half
speed operation with 30 Hz frequency. Meanwhile the voltage
magnitude is half the rated value by setting bulk staircase angle
. Fig. 17(b) shows the 1/4 speed operation with 15 Hz
frequency. Meanwhile the voltage magnitude is at 1/4 of rated
value by setting bulk staircase angle at 75.5 . To address the
low -index performance degradation, 2:1 voltage ratio and
PLL loop are used. Fig. 17(c) shows the 1/4 speed operation
with 15 Hz output frequency. Meanwhile the voltage magni-
tude is at 1/4 of rated value by setting bulk staircase angle at 60
(half -index) and bulk inverter dc voltage at half rated value
(320 V/2). The -index lower than 1/2 are simply avoided in
this case. In all four cases, with the distributed control operated
as a VSI, the phase voltage and line-line voltage are obviously
not affected by the load change. It only changes the phase cur-
rent magnitude and its phase angle. After the short transient, the
phase angle between the and decreases due to the power
factor change. The capacitor voltage remains stabilized after the
sudden load step; while the voltage ripple change is observable
mainly due to the higher level of power flow in and out of the
capacitor bank. Another observation from the Fig. 17 is the ob-
vious advantage of using the adjustable bulk inverter dc voltage
at low voltage output. Five-level performance is achieved in case
(c), compared with the three-level output in case (b) using solely
the -index to adjust the phase voltage magnitude.
The capacitor selection is based on the detailed simulations
with various operating speed/voltage/load. It can be geometri-
cally proven that in single dc source operation, the conditioning
inverter capacitor voltage ripple frequency and its shape are de-
termined by the bulk inverter -index. Also, its peak-to-peak
value is dependent on factors like the fundamental output fre-
quency, output power, capacitor operating voltage, and capaci-
tance. For 3.7 kW operation, 1650 F capacitor is selected (as in
experiment prototype) when operating at normal frequency and
the dc voltage deviation is less than 5%. When operating at low
frequency as in Fig. 17(b) and (c), a larger capacitor (6600 F)
is needed for the same performance.
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C. Conditioning Inverter Capacitor Initial Charging Options
For initial capacitor voltage build-up with two cascaded in-
verter cells, certain combinations of bulk/conditioning inverter
switching states can form a charging path to the conditioning in-
verter capacitor. For example, if the conditioning inverter gate
signal output is disabled, and the bulk inverter is at state “2,0,0,”
a charging path to the conditioning inverter capacitor will be cre-
ated (via parallel diodes of condition inverter and motor wind-
ings (see Fig. 1). By commanding the state “2,0,0” with a certain
duty ratio (digital hysteresis current control), the voltage vdcx
can be charged to the rated value without transient over-current.
However, this generic precharging methodology (without extra
hardware) only applies in jointly controlled bulk/conditioning
inverters. In the distributed control, the COTS bulk inverter is
not supposed to be controlled together with conditioning in-
verter to create the charging path. For the distributed control,
the following two capacitor charging options are available.
1) Offline Precharging: Precharging its capacitor before
turning on the conditioning inverter requires extra hardware. It
is used to form a charging path from the bulk inverter dc source
through the conditioning inverter capacitor (such as one IGBT
switchandcurrent limiting resistor).Afterprecharging, the IGBT
will be turned off to guarantee the voltage sources isolation.
2) Online Charging: Since the bulk inverter can run the
motor independently (with considerable low frequency har-
monics), the user has the option to switch on the conditioning
inverter at any time during motor operation with or without its
capacitor precharged. Its capacitor voltage can be built-up and
stabilized by the voltage regulation control previously intro-
duced. Fig. 18 shows the simulation of the conditioning inverter
start-up and its capacitor voltage build-up process. Initially,
the bulk inverter operates alone while the conditioning inverter
three-phase switching states are commanded at “0,0,0,” as a
shorted neutral point for bulk inverter. Then at 3.5 s, the
conditioning inverter is enabled. Computation and gate signal
output then start. After a short while (about two fundamental
cycles), the PI controller has fully charged the capacitor to 1/3 of
the bulk dc voltage. Meanwhile the conditioning inverter output
becomes well synchronized with the bulk inverter and equivalent
eight-level performance is achieved, in comparison with the
staircase shape of before the conditioning unit is switched on.
VI. CONCLUSION
This paper presented a distributed control for the hybrid
inverter. The hybrid inverter is unique in that two three-level
inverters are used to drive the motor load. The “bulk” inverter
operates at a higher-voltage and low-frequency and provides the
power to the machine. The other inverter drives the opposite end
of themotorwindingswitha lower-voltagehigh-frequencyPWM
and serves as an active filter or “conditioning” inverter. Since two
three-level inverters are used, the resulting waveforms have ex-
ceptional power quality. With the proposed distributed control,
the bulk inverter can be used with its COTS controller. The con-
ditioning inverter senses the bulk voltages in order to compensate
the harmonics of the bulk inverter and also synchronize to the
bulk inverter steps. This makes the conditioning inverter control
independent of the bulk inverter. Furthermore, a component of
the conditioning inverter control regulates it’s dc voltage so that
it can be supplied from a capacitor. This is useful in Naval drive
applications where extra voltage sources at high power levels
are difficult to create. The solution to the instant synchronization
between two inverters is then proposed. The proposed control
was validated in the laboratory on a 3.7-kW induction motor
drive. Finally, the reasons and solutions for possible problems
in practical implementation are comprehensively discussed.
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